


















	8	7	6	5	4	3	2	1		
	Functional Test Points									
D	FAN CONNECTORS FUNC_TEST		X16 WIRELESS CONN FUNC_TEST		POWER NETS FUNC_TEST				D	
	8297	TRUE PP5VRT S0 7 8	8297	TRUE PP3V3 S3 BT F 30	8297	TRUE PPVCORE S0 CPU 8				
	8298	TRUE FAN RT PWM 43	8297	TRUE CONN PCIE MINI D2R P 30 72	8297	TRUE PPVCORE S0 MCP 8				
	8298	TRUE FAN RT TACH 43	8297	TRUE CONN PCIE MINI D2R N 30 72	8297	TRUE PP0V75 S0 8				
	(NEED TO ADD 1 GND TP)		8297	TRUE CONN PCIE MINI R2D P 30 72	8297	TRUE PP1V05 S0 8				
	MIC FUNC_TEST		8297	TRUE CONN PCIE MINI R2D N 30 72	8297	TRUE PP1V5 S0 8				
	8298	TRUE BI MIC LO 53 54	8297	TRUE PCIE CLK100M MINI CONN P 30 72	8297	TRUE PP1V8 S0 8				
	8299	TRUE BI MIC HI 53 54	8297	TRUE PCIE CLK100M MINI CONN N 30 72	8297	TRUE PP5VLT S0 8				
	8299	TRUE BI MIC SHIELD 53 54	8297	TRUE PP3V3 WLAN 7 30 (NEED 2 TP)	8297	TRUE PP5VRT S0 7 8				
	SPEAKER FUNC_TEST		8297	TRUE PCIE WAKE L 17 30	8297	TRUE PP3V3 S0 8				
C			8297	TRUE CONN USB2 BT P 30 73	8297	TRUE PP1V5 S3 8				
	8297	TRUE SPKRAMP L N OUT 52 53	8297	TRUE CONN USB2 BT N 30 73	8297	TRUE PP3V3 S3 7 8				
	8297	TRUE SPKRAMP L P OUT 52 53	8297	TRUE MINI_CLKREQ_Q_L 30	8297	TRUE PP5V S3 8				
	8297	TRUE SPKRAMP R N OUT 52 53	8297	TRUE MINI_RESET_CONN_L 30	8297	TRUE PP1V1R1V05 S5 8				
	8297	TRUE SPKRAMP R_P_OUT 52 53	(NEED TO ADD 2 GND TP)		8297	TRUE PP3V3 S5 8				
	8297	TRUE SPKRAMP SUB_N_OUT 52 53			8297	TRUE PP3V42 G3H 7 8				
	8297	TRUE SPKRAMP SUB_P_OUT 52 53			8297	TRUE PPBUS G3H 8				
					8297	TRUE PP3V3_ENET_PHY 8				
					8297	TRUE PP1V2R1V05_ENET 8				
					8297	TRUE PP3V3 G3 RTC 21 22 25				
B	LVDS FUNC_TEST		IPD_FLEX_CONN FUNC_TEST						C	
	8297	TRUE PP3V3 LCDVDD_SW_F 7 65 (NEED 2 TP)	8297	TRUE PP3V3 S3 LDO 7 45						
	8297	TRUE PP3V3 S0 LCD_F 65	8297	TRUE PP18V5 S3 7 45						
	8297	TRUE PPVOUT S0 LCDBKLT 7 47 65 68 (NEED 2 TP)	8297	TRUE Z2_CS_L 44 45						
	8297	TRUE LVDS_IG_DDC_CLK 18 65	8297	TRUE Z2_DEBUG3 44 45						
	8297	TRUE LVDS_IG_DDC_DATA 18 65	8297	TRUE Z2_MOSI 44 45						
	8297	TRUE LVDS_IG_A_DATA_N<0> 18 65 72	8297	TRUE Z2_SCLK 44 45						
	8297	TRUE LVDS_IG_A_DATA_P<0> 18 65 72	8297	TRUE Z2_BOOST_EN 45						
	8297	TRUE LVDS_IG_A_DATA_N<1> 18 65 72	8297	TRUE Z2_HOST_INTN 44 45						
	8297	TRUE LVDS_IG_A_DATA_P<1> 18 65 72	8297	TRUE Z2_CLKIN 44 45						
A			8297	TRUE Z2_KEY_ACT_L 44 45						
	8297	TRUE LVDS_IG_A_DATA_N<2> 18 65 72	8297	TRUE Z2_RESET 44 45						
	8297	TRUE LVDS_IG_A_DATA_P<2> 18 65 72	8297	TRUE PSOC_MISO 44 45						
	8297	TRUE LVDS_IG_A_CLK_F_N 65 72	8297	TRUE PSOC_MOSI 44 45						
	8297	TRUE LVDS_IG_A_CLK_F_P 65 72	8297	TRUE PSOC_SCLK 44 45						
	8297	TRUE LED_RETURN_1 65 68	8297	TRUE SMBUS_SMC_A_S3_SDA 39 75						
	8297	TRUE LED_RETURN_2 65 68	8297	TRUE SMBUS_SMC_A_S3_SCL 39 75						
	8297	TRUE LED_RETURN_3 65 68	8297	TRUE PSOC_F_CS_L 44 45						
	8297	TRUE LED_RETURN_4 65 68	8297	TRUE PICKB_L 44 45						
	8297	TRUE LED_RETURN_5 65 68	(NEED TO ADD 2 GND TP)							
B	SATA ODD CONN FUNC_TEST		KEYBOARD CONN FUNC_TEST						B	
	8298	TRUE PP5V_SW_ODD (NEED 2 TP) 7 34 47	8297	TRUE PP3V3 S3 7 8						
	8298	TRUE SMC_ODD_DETECT 34 36	8297	TRUE PP3V42 G3H 7 8						
	8298	TRUE SATA_ODD_D2R_C_P 34 72	8297	TRUE WS_KBD1 44						
	8298	TRUE SATA_ODD_D2R_C_N 34 72	8297	TRUE WS_KBD2 44						
	8298	TRUE SATA_ODD_R2D_P 34 72	8297	TRUE WS_KBD3 44						
	8298	TRUE SATA_ODD_R2D_N 34 72	8297	TRUE WS_KBD4 44						
	(NEED TO ADD 2 GND TP)		8297	TRUE WS_KBD5 44						
	SATA HDD/SIL FUNC_TEST		8297	TRUE WS_KBD6 44						
	8297	TRUE PP5V_S0_HDD_FLT (NEED 2 TP) 7 34	8297	TRUE WS_KBD7 44						
A	8298	TRUE SATA_HDD_R2D_P 34 72	8297	TRUE WS_KBD8 44						
	8298	TRUE SATA_HDD_R2D_N 34 72	8297	TRUE WS_KBD9 44						
	8298	TRUE SATA_HDD_D2R_C_P 34 72	8297	TRUE WS_KBD10 44						
	8298	TRUE SATA_HDD_D2R_C_N 34 72	8297	TRUE WS_KBD11 44						
	8297	TRUE SYS_LED_ANODE_R 34	8297	TRUE WS_KBD12 44						
	(NEED TO ADD 3 GND TP)		8297	TRUE WS_KBD13 44						
			8297	TRUE WS_KBD14 44						
			8297	TRUE WS_KBD15_CAP 44						
			8297	TRUE WS_KBD16_NUM 44						
			8297	TRUE WS_KBD17 44						
BATT POWER CONN FUNC_TEST		8297	TRUE WS_KBD18 44							
8298	TRUE SMBUS_SMC_BSA_SCL 39 75	8297	TRUE WS_KBD19 44							
8298	TRUE SMBUS_SMC_BSA_SDA 39 75	8297	TRUE WS_KBD20 44							
8298	TRUE SYS_DETECT_L 55	8297	TRUE WS_KBD21 44							
8298	TRUE BATT_POS_F 55 56	8297	TRUE WS_KBD22 44							
(NEED TO ADD 2 GND TP)		8297	TRUE WS_KBD23 44							
(NEED 2 TP)		8297	TRUE WS_KBD_ONOFF_L 44							
		8297	TRUE WS_LEFT_SHIFT_KBD 44							
		8297	TRUE WS_LEFT_OPTION_KBD 44							
		8297	TRUE WS_CONTROL_KBD 44							
		(NEED TO ADD 1 GND TP)								
HALL EFFECT CONNECTOR FUNC_TEST										
8298	TRUE PP3V42_G3H 7 8									
8298	TRUE SMC_LID_R 55									


"S0,S0M" RAILS




PEX & SATA AVDD/DVDD aliases




"ENET" RAILS




"S3" RAILS




"S5" RAILS



"G3H" RAILS



DIGITAL GROUND



SYNC MASTER=K24 MLB SYNC DATE=02/04/2009

Power Aliases

Apple Inc.

051-7982 D

REVISION C.0.0


BRANCH


PAGE 8 OF 109

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>









SYNC FROM T18  
CHANGE CPU FROM SOCKET TO BGA SYMBOL

SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
CPU FSB			
 Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	10 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	
CURRENT DESIGN SHEET OF <TOP>			





SYNC FROM T18  
CHANGE CPU FROM SOCKET TO BGA SYMBOL


SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
CPU Power & Ground			
 Apple Inc.		BOARDING NUMBER	SIZES
		051-7982	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	C.0.0
		BRANCH	
CURRENT DESIGN SHEET		PAGE	11 OF 109
		SHEET	
CURRENT DESIGN SHEET		OF <TOTAL>	











SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
MCP CPU Interface			
 Apple Inc.		DRAWING NUMBER	051-7982 D
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	14 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	
CURRENT DESIGN SHEET OF <TOT			








SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
MCP Memory Misc			
DRAWING NUMBER		SIZE	
051-7982		D	
REVISION		C.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		16 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	
CURRENT DESIGN SHEET OF TOTAL DESIGN SHEETS			



















SYNC MASTER=K24 MLB

SYNC DATE=04/06/2009

MCP Power & Ground

Apple Inc.

051-7982

C.0.0

22 OF 109

2

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

































SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
ETHERNET CONNECTOR			
	Apple Inc.	DRAWING NUMBER	051-7982
		REVISED	D
NOTICE OF PROPRIETARY PROPERTY:		C.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		39 OF 109	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>	




































SYNC MASTER=K24 MLB		SYNC DATE=04/06/2009	
PAGE TITLE			
VOLTAGE SENSING			
	Apple Inc.	DRAWING NUMBER	SHEET
		051-7982	D
		REVISION	PAGE
		C.0.0	53 OF 109
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	SHEET
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	53 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		SHEET	
CURRENT DESIGN SHEET		OF <TOT	




SYNCH MASTER=K24 MLE		SYNCH DATE=01/27/2005	
PAGE TITLE			
Current Sensing			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-7982		D
	REVISION		
C.0.0			


















PAGE TITLE		SMS	
 Apple Inc.	DRAWING NUMBER 051-7982	SIZE D	
	REVISION C.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR DISCLOSE IT IN WHOLE OR PART IV ALL RIGHTS IN CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>		BRANCH  PAGE 59 OF 109	








SYNC MASTER=K24 MLB

SYNC DATE=02/15/2009

SPI ROM

 Apple Inc.

DRAWING NUMBER  
051-7982  
REVISION  
C.0.0

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED


PAGE  
61 OF 109


SHEET  
1


<CURRENT DESIGN SHEET>

OF

<TOTAL DESIGN SHEETS>
















DC

[www.vinafix.vn](http://www.vinafix.vn)



SYNC MASTER=K24 MLB		SYNC DATE=02/05/2009	
PAGE TITLE			
DC-In & Battery Connectors			
 Apple Inc.		DRAWING NUMBER	051-7982
		REVISION	C.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	OF <TOTAL DESIGN SHEETS>
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED		<CURRENT DESIGN SHEET>	

# PBUS SUPPLY / BATTERY CHARGER




## BATTERY CHARGE LIMITING FETS

SYNC MASTER=K24 MLB

SYNC DATE=02/05/2009

PAGE TITLE

PBUS Supply/Battery Charger

 Apple Inc.

DRAWING NUMBER  
051-7982 D

REVISION  
C.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

PAGE  
70 OF 109  
SHEET

CURRENT DESIGN SHEET

OF <TOTAL DESIGN SHEETS>

## A

[www.vinafix.vn](http://www.vinafix.vn)

## D


BA







CPUVTT POWER SUPPLY




SYNC MASTER=K24 MLB		SYNC DATE=02/04/2009	
PAGE TITLE		CPU VTT(1.05V) SUPPLY	
DRAWING NUMBER		051-7982	D
REVISION		C.0.0	
BRANCH			
PAGE		76 OF 109	
SHEET			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			










SYNC MASTER=K24 MLB

SYNC DATE=02/15/2009

LVDS CONNECTOR

 Apple Inc.

051-7982 D

REVISION

C.0.0

BRANCH

PAGE

90 OF 109

SHEET

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

CURRENT DESIGN SHEET


OF

TOTAL DESIGN SHEETS





## Port Power Switch





































































8	7	6	5	4	3	2	1																																																																																																												
<div>MCP RGMII (Ethernet) Constraints</div> <table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW ROUTE ON LAYER?</th><th>MINIMUM LINE WIDTH</th><th>MINIMUM NECK WIDTH</th><th>MAXIMUM NECK LENGTH</th><th>DIFFPAIR PRIMARY GAP</th><th>DIFFPAIR NECK GAP</th></tr><tr><td>MCP_MII_COMP</td><td>*</td><td>=STANDARD</td><td>7.5 MIL</td><td>7.5 MIL</td><td>=STANDARD</td><td>=STANDARD</td><td>=STANDARD</td></tr><tr><td>ENET_MII_55S</td><td>*</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=55_OHM_SE</td><td>=STANDARD</td><td>=STANDARD</td></tr></table> <div><table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>MCP_BUP0_CLK</td><td>*</td><td>=311_SPACING</td><td>7</td></tr><tr><td>ENET_MII</td><td>*</td><td>12 MIL</td><td>7</td></tr></table><div>SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 &amp; 2.7.4</div><div>88E1116R (Ethernet PHY) Constraints</div><table><tr><th>PHYSICAL_RULE_SET</th><th>LAYER</th><th>ALLOW ROUTE ON LAYER?</th><th>MINIMUM LINE WIDTH</th><th>MINIMUM NECK WIDTH</th><th>MAXIMUM NECK LENGTH</th><th>DIFFPAIR PRIMARY GAP</th><th>DIFFPAIR NECK GAP</th></tr><tr><td>ENET_MD1_100D</td><td>*</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td><td>=100_OHM_DIFF</td></tr></table><div><table><tr><th>SPACING_RULE_SET</th><th>LAYER</th><th>LINE-TO-LINE SPACING</th><th>WEIGHT</th></tr><tr><td>ENET_MD1</td><td>*</td><td>25 MIL</td><td>7</td></tr></table><div>SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4</div></div></div>								PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD	ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	MCP_BUP0_CLK	*	=311_SPACING	7	ENET_MII	*	12 MIL	7	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	ENET_MD1_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	ENET_MD1	*	25 MIL	7																																																
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																												
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD																																																																																																												
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD																																																																																																												
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																
MCP_BUP0_CLK	*	=311_SPACING	7																																																																																																																
ENET_MII	*	12 MIL	7																																																																																																																
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP																																																																																																												
ENET_MD1_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF																																																																																																												
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																
ENET_MD1	*	25 MIL	7																																																																																																																
<div><table><tr><th colspan="3">NET TYPE</th><th></th></tr><tr><th>ELECTRICAL_CONSTRAINT_SET</th><th>PHYSICAL</th><th>SPACING</th><th></th></tr><tr><td></td><td>MCP_MII_COMP_VDD</td><td></td><td>MCP_MII_COMP_VDD 18</td></tr><tr><td></td><td>MCP_MII_COMP_GND</td><td></td><td>MCP_MII_COMP_GND 18</td></tr><tr><td></td><td>MCP_CLK25M_BUP0_R</td><td></td><td>MCP_CLK25M_BUP0_R 18 32</td></tr><tr><td></td><td>RT18211_CLK25M_CKXTAIL</td><td></td><td>RT18211_CLK25M_CKXTAIL 31 32</td></tr><tr><td></td><td>ENET_INT0_L</td><td>ENET_MII1</td><td>ENET_INT0_L 18 31</td></tr><tr><td></td><td>ENET_MD10</td><td>ENET_MII1</td><td>ENET_MD10 18 31</td></tr><tr><td></td><td>ENET_MD0</td><td>ENET_MII1</td><td>ENET_MD0 18 31</td></tr><tr><td></td><td>ENET_PWD0M0_L</td><td>ENET_MII1</td><td>ENET_PWD0M0_L 31</td></tr><tr><td></td><td>ENET_CLK125M_RXCLK_R</td><td>ENET_MII1</td><td>ENET_CLK125M_RXCLK_R 31</td></tr><tr><td></td><td>ENET_CLK125M_RXCLK</td><td>ENET_MII1</td><td>ENET_CLK125M_RXCLK 18 31</td></tr><tr><td></td><td>ENET_RXD&lt;0&gt;</td><td>ENET_MII1</td><td>ENET_RXD&lt;0&gt; 31</td></tr><tr><td></td><td>ENET_RXD&lt;0&gt;</td><td>ENET_MII1</td><td>ENET_RXD&lt;0&gt; 18 31</td></tr><tr><td></td><td>ENET_RXD&lt;3..1&gt;</td><td>ENET_MII1</td><td>ENET_RXD&lt;3..1&gt; 18 31</td></tr><tr><td></td><td>ENET_RX_CTL0</td><td>ENET_MII1</td><td>ENET_RX_CTL0 18 31</td></tr><tr><td></td><td>ENET_RXCTL_R</td><td>ENET_MII1</td><td>ENET_RXCTL_R 31</td></tr><tr><td></td><td>ENET_CLK125M_TXCLK_R</td><td>ENET_MII1</td><td>ENET_CLK125M_TXCLK_R 31</td></tr><tr><td></td><td>ENET_TXD&lt;0&gt;</td><td>ENET_MII1</td><td>ENET_TXD&lt;0&gt; 18 31</td></tr><tr><td></td><td>ENET_TXD&lt;0&gt;</td><td>ENET_MII1</td><td>ENET_TXD&lt;0&gt; 18 31</td></tr><tr><td></td><td>ENET_TXD&lt;3..1&gt;</td><td>ENET_MII1</td><td>ENET_TXD&lt;3..1&gt; 18 31</td></tr><tr><td></td><td>ENET_TX_CTL0</td><td>ENET_MII1</td><td>ENET_TX_CTL0 18 31</td></tr><tr><td></td><td>ENET_RESET_L</td><td>ENET_MII1</td><td>ENET_RESET_L 18 31</td></tr><tr><td></td><td>ENET_MD1_P&lt;3..0&gt;</td><td>ENET_MD1</td><td>ENET_MD1_P&lt;3..0&gt; 31 33</td></tr><tr><td></td><td>ENET_MD1_N&lt;3..0&gt;</td><td>ENET_MD1</td><td>ENET_MD1_N&lt;3..0&gt; 31 33</td></tr><tr><td></td><td>ENET_MD1_TRAN_P&lt;3..0&gt;</td><td>ENET_MD1</td><td>ENET_MD1_TRAN_P&lt;3..0&gt; 33</td></tr><tr><td></td><td>ENET_MD1_TRAN_N&lt;3..0&gt;</td><td>ENET_MD1</td><td>ENET_MD1_TRAN_N&lt;3..0&gt; 33</td></tr></table></div>								NET TYPE				ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING			MCP_MII_COMP_VDD		MCP_MII_COMP_VDD 18		MCP_MII_COMP_GND		MCP_MII_COMP_GND 18		MCP_CLK25M_BUP0_R		MCP_CLK25M_BUP0_R 18 32		RT18211_CLK25M_CKXTAIL		RT18211_CLK25M_CKXTAIL 31 32		ENET_INT0_L	ENET_MII1	ENET_INT0_L 18 31		ENET_MD10	ENET_MII1	ENET_MD10 18 31		ENET_MD0	ENET_MII1	ENET_MD0 18 31		ENET_PWD0M0_L	ENET_MII1	ENET_PWD0M0_L 31		ENET_CLK125M_RXCLK_R	ENET_MII1	ENET_CLK125M_RXCLK_R 31		ENET_CLK125M_RXCLK	ENET_MII1	ENET_CLK125M_RXCLK 18 31		ENET_RXD<0>	ENET_MII1	ENET_RXD<0> 31		ENET_RXD<0>	ENET_MII1	ENET_RXD<0> 18 31		ENET_RXD<3..1>	ENET_MII1	ENET_RXD<3..1> 18 31		ENET_RX_CTL0	ENET_MII1	ENET_RX_CTL0 18 31		ENET_RXCTL_R	ENET_MII1	ENET_RXCTL_R 31		ENET_CLK125M_TXCLK_R	ENET_MII1	ENET_CLK125M_TXCLK_R 31		ENET_TXD<0>	ENET_MII1	ENET_TXD<0> 18 31		ENET_TXD<0>	ENET_MII1	ENET_TXD<0> 18 31		ENET_TXD<3..1>	ENET_MII1	ENET_TXD<3..1> 18 31		ENET_TX_CTL0	ENET_MII1	ENET_TX_CTL0 18 31		ENET_RESET_L	ENET_MII1	ENET_RESET_L 18 31		ENET_MD1_P<3..0>	ENET_MD1	ENET_MD1_P<3..0> 31 33		ENET_MD1_N<3..0>	ENET_MD1	ENET_MD1_N<3..0> 31 33		ENET_MD1_TRAN_P<3..0>	ENET_MD1	ENET_MD1_TRAN_P<3..0> 33		ENET_MD1_TRAN_N<3..0>	ENET_MD1	ENET_MD1_TRAN_N<3..0> 33
NET TYPE																																																																																																																			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING																																																																																																																	
	MCP_MII_COMP_VDD		MCP_MII_COMP_VDD 18																																																																																																																
	MCP_MII_COMP_GND		MCP_MII_COMP_GND 18																																																																																																																
	MCP_CLK25M_BUP0_R		MCP_CLK25M_BUP0_R 18 32																																																																																																																
	RT18211_CLK25M_CKXTAIL		RT18211_CLK25M_CKXTAIL 31 32																																																																																																																
	ENET_INT0_L	ENET_MII1	ENET_INT0_L 18 31																																																																																																																
	ENET_MD10	ENET_MII1	ENET_MD10 18 31																																																																																																																
	ENET_MD0	ENET_MII1	ENET_MD0 18 31																																																																																																																
	ENET_PWD0M0_L	ENET_MII1	ENET_PWD0M0_L 31																																																																																																																
	ENET_CLK125M_RXCLK_R	ENET_MII1	ENET_CLK125M_RXCLK_R 31																																																																																																																
	ENET_CLK125M_RXCLK	ENET_MII1	ENET_CLK125M_RXCLK 18 31																																																																																																																
	ENET_RXD<0>	ENET_MII1	ENET_RXD<0> 31																																																																																																																
	ENET_RXD<0>	ENET_MII1	ENET_RXD<0> 18 31																																																																																																																
	ENET_RXD<3..1>	ENET_MII1	ENET_RXD<3..1> 18 31																																																																																																																
	ENET_RX_CTL0	ENET_MII1	ENET_RX_CTL0 18 31																																																																																																																
	ENET_RXCTL_R	ENET_MII1	ENET_RXCTL_R 31																																																																																																																
	ENET_CLK125M_TXCLK_R	ENET_MII1	ENET_CLK125M_TXCLK_R 31																																																																																																																
	ENET_TXD<0>	ENET_MII1	ENET_TXD<0> 18 31																																																																																																																
	ENET_TXD<0>	ENET_MII1	ENET_TXD<0> 18 31																																																																																																																
	ENET_TXD<3..1>	ENET_MII1	ENET_TXD<3..1> 18 31																																																																																																																
	ENET_TX_CTL0	ENET_MII1	ENET_TX_CTL0 18 31																																																																																																																
	ENET_RESET_L	ENET_MII1	ENET_RESET_L 18 31																																																																																																																
	ENET_MD1_P<3..0>	ENET_MD1	ENET_MD1_P<3..0> 31 33																																																																																																																
	ENET_MD1_N<3..0>	ENET_MD1	ENET_MD1_N<3..0> 31 33																																																																																																																
	ENET_MD1_TRAN_P<3..0>	ENET_MD1	ENET_MD1_TRAN_P<3..0> 33																																																																																																																
	ENET_MD1_TRAN_N<3..0>	ENET_MD1	ENET_MD1_TRAN_N<3..0> 33																																																																																																																
<div><div>SYNC MASTER=K24 MLB</div><div>SYNC DATE=04/06/2009</div><div>Ethernet Constraints</div><div> Apple Inc.</div><div>051-7982 D</div><div>C.0.0</div><div>NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</div><div>104 OF 109 SHEET</div><div>&lt;CURRENT DESIGN SHEET&gt; OF &lt;TOTAL DESIGN SHEETS&gt;</div></div>																																																																																																																			
8	7	6	5	4	3	2	1																																																																																																												

87654321

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1701_DIFFPAIR	*	*STANDARD	*STANDARD	*STANDARD	*STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
		PHYSICAL	SPACING
	SMBUS_SMC_A_S3_SCL	SMB_A3S	SMB
	SMBUS_SMC_A_S3_SDA	SMB_A3S	SMB
	SMBUS_SMC_B_S0_SCL	SMB_A3S	SMB
	SMBUS_SMC_B_S0_SDA	SMB_A3S	SMB
	SMBUS_SMC_C_S0_SCL	SMB_A3S	SMB
	SMBUS_SMC_C_S0_SDA	SMB_A3S	SMB
	SMBUS_SMC_D_S0_SCL	SMB_A3S	SMB
	SMBUS_SMC_D_S0_SDA	SMB_A3S	SMB
	SMBUS_SMC_E0A_SCL	SMB_A3S	SMB
	SMBUS_SMC_E0A_SDA	SMB_A3S	SMB
	SMBUS_SMC_M0MT_SCL	SMB_A3S	SMB
	SMBUS_SMC_M0MT_SDA	SMB_A3S	SMB

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
		PHYSICAL	SPACING
	CHGR_CS1	1701_DIFFPAIR	
	CHGR_CS1_P	1701_DIFFPAIR	
	CHGR_CS1_N	1701_DIFFPAIR	
	CHGR_CS0_P	1701_DIFFPAIR	
	CHGR_CS0_N	1701_DIFFPAIR	

87654321

SMC Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER  
051-7982

REVISION  
C.0.0

PAGE  
106 OF 109

SHEET  
1

SYNC MASTER=K24\_MLB

SYNC DATE=04/06/2009

106 OF 109

<CURRENT DESIGN SHEET> OF <TOTAL DESIGN SHEETS>



K84 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS																SPACING_RULE_SET				LAYER				LINE-TO-LINE SPACING				WEIGHT				NET_SPACING_TYPE1				NET_SPACING_TYPE2				AREA_TYPE				SPACING_RULE_SET				NET_PHYSICAL_TYPE				AREA_TYPE				PHYSICAL_RULE_SET																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																							
TOP, 10L2, 10L3, 10L4, 10L5, 10L6, 10L7, 10L8, 10L9, 10L10, 10L11, BOTTOM																NO_TYPE, BGA_P100																MM				15.5.1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																											